Performance and Bus Transfer Influences

نویسندگان

  • S. Schönberg
  • F. Mehnert
  • H. Härtig
چکیده

Introduction Real-time systems which offer guaranteed response times need to schedule all resources, including CPU cycles, caches and bandwidths of buses. In this review we present a methodology how to schedule real-time requests for SCSI bus based IO and show measurements about the influences between SCSI, ATM and CPU traffic on the PCI bus and the local memory bus. We propose a slowdown factor Fsd to characterise applications for their sensitivity to bus interference which is used in CPU scheduling analysis. This work is embedded in the DROPS project [1] that uses simple and powerful standard hardware as platform; it tempts to organise the coexistence of real-time and time-sharing applications by providing managers for all resources. These managers enforce reservations for real-time applications and leave the rest to the time-sharing applications. We mainly focus on bus bandwidth as resource, whereas the conflicting points in a standard PCI-based system are (I) the SCSI bus, (II) the PCI bus, and (III) the memory bus. Experimental work showed that by use of our SCSI access method we can achieve guaranteed SCSI bandwidth of 86% of the maximum bandwidth. The slowdown factor for the application with worst-case (i.e., highest) memory bandwidth is around 2.5, for applications such as Quicksort it is 1.22, and 1.08 for DES. For measurement, we generate maximum SCSI load for a predictable access method for SCSI bus systems. Next, we induce PCI load by a master capable PCI card that actively transfers data into the host memory, and measure maximum memory bus read and write bandwidth. Therefore, we use an FORE PCA200E card, since the on-board i960-CPU is freely programmable. Hereafter, we combine PCI load with SCSI bus to see impacts on the PCI bus, and last but not least, PCI load and host memory transfer. Finally, we determine the worst-case slowdown factor for processes running on the processor. For that purpose, we measure a worstcase (i.e., highest memory bandwidth) process and its slowdown.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Bus Generalized Processing Element Bus Interface Unit Logic Interface Bus Manipulate Logic Memory Port Dual Private Memory Local Bus Unit System Control

In this paper, we propose a high performance system bus that facilitate real-time data transfer in programmable controllers used in factory automation. The proposed bus splits and merges bit data at hardware level and increases data-transfer eeciency. It provides a guaranteed tight real-time bound for normal periodic data transfer between the processing elements. The ability to facilitate urgen...

متن کامل

روش تطبیقی جدید برای جابجایی فیدر تغذیه کننده موتور

The induction or synchronous motor can temporarily produce voltage such as a generator after disconnection from the power system. Subsequently, voltage and frequency differences between the motor terminal and the power system are gradually increased. In such conditions, the mechanical damages to motor may be occurred during motor reconnection when the synchronizing conditions are not complied. ...

متن کامل

Performance analysis of BusNet protocol for backplane bus-based interprocessor communication

Nowadays, backplane bus-based multiprocessor systems often utilize the standard network protocol such as TCP/IP for communication between processors on the backplane bus. In such systems, it is common for the backplane bus to emulate the standard MAC protocols such as CSMA/CD. This paper aims to analyze the delay performance of the MAC emulation-based backplane network by constructing queueing ...

متن کامل

CDMA versus TDMA Transfer over Shared Bus

CDMA interconnect is a new interconnect mechanism for SoC design. This paper presents how a multiprocessor system can benefit from the use of concurrent data transfers: CDMA interconnect has been adopted to implement the shared bus of a multiprocessor system. Unlike the conventional TDMA bus-based multiprocessor system that shows degradation in performance as the number of processing cores incr...

متن کامل

Predicting Short-Term Subway Ridership and Prioritizing Its Influential Factors Using Gradient Boosting Decision Trees

Understanding the relationship between short-term subway ridership and its influential factors is crucial to improving the accuracy of short-term subway ridership prediction. Although there has been a growing body of studies on short-term ridership prediction approaches, limited effort is made to investigate the short-term subway ridership prediction considering bus transfer activities and temp...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998